

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	12/06/17	Introduction to logic families	I	Black board		
2	14/06/17	CMOS logic NAND		"		
3	16/06/17	CMOS NOR, NOT		"		
4	17/06/17	CMOS AND, OR		"		
5	19/06/17	CMOS different gates		"		
6	21/06/17	CMOS steady state electronic behaviour		"		
7	23/06/17	"		"		
8	24/06/17	CMOS dynamic electronic behaviour		"		
9	25/06/17	CMOS logic families		"		
10	30/06/17	Bipolar logic, diode logic		"		
11	01/07/17	transistor logic		"		
12	03/07/17	TTL families		"		
13	05/07/17	"		"		
14	07/07/17	CMOS/TTL interfacing		"		
15	08/07/17	low voltage CMOS logic and interfacing		"		
16	10/07/17	Emitter coupled logic		"		
17	11/07/17	"		"		
18	14/07/17	Comparison of logic families		"		
19	15/07/17	Design and analysis of decoders	II	"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
10	12/02/17		<u>II</u>	Black Board		
11	13/02/17	encoders		"		
12	21/02/17	} 1st mid Exam		"		
13	21/02/17			"		
14	14/02/17	encoders		"		
15	26/02/17	Three state devices		"		
16	26/02/17	multiplexers		"		
17	29/02/17	"		"		
18	31/02/17	Demultiplexers		"		
19	02/03/17	EX-OR gates		"		
20	04/03/17	parity circuits		"		
21	05/03/17	Comparators		"		
22	07/03/17	IC's		"		
23	09/03/17	VHDL modeling of decoder		"		
24	11/03/17	VHDL modeling of encoder		"		
25	12/03/17	VHDL modeling of mux and comparators		"		
26	14/03/17	Design and analysis procedures of adders	<u>III</u>	"		
27	16/03/17	Subtraction		"		
28	18/03/17	ALU's		"		
29	19/03/17	Barrel Shifters		"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
40	21/08/17	Simple plotting point encoder	<u>III</u>	Black board		
41	23/08/17	Dual parity encoder		"		
42	26/08/17	Cascading comparators in combinational logic		"		
43	15/08/17	All Wiken Relavent digital		"		
44	30/08/17	} <u>II MID Exam</u>		"		
45	01/09/17			"		
46	04/09/17			"		
47	06/09/17	VHDL modeling of Adders		"		
48	08/09/17	VHDL modeling of Subtractors		"		
49	09/09/17	VHDL modeling of Barrel Shifters & Counter		"		
50	11/09/17	Latches & flip/flops	<u>IV</u>	"		
51	13/09/17	Counter		"		
52	15/09/17	Shift Registers		"		
53	16/09/17	Synchronous design methodology		"		
54	18/09/17	Implementations of Synchronous Logic		"		
55	20/09/17	VHDL modeling of multiplexers		"		
56	22/09/17	Synchronous counters and		"		
57	23/09/17	Shift registers		"		
58	25/09/17	Introduction to PROM	<u>V</u>	"		
59	27/09/17	RAM		"		

LESSON PLAN

[illegible]