

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	12/06/17	Introduction to logic families	I	Block AHEAD		
2	14/06/17	CMOS logic (NAND)		"		
3	16/06/17	CMOS NOR, NOT		"		
4	18/06/17	CMOS AND, OR		"		
5	19/06/17	CMOS different gates		"		
6	21/06/17	CMOS steady state electric behavior		"		
7	22/06/17	"		"		
8	24/06/17	CMOS dynamic electric behavior		"		
9	28/06/17	CMOS logic families		"		
10	30/06/17	SiPdZT logic, Diode logic		"		
11	01/07/17	Transistor logic		"		
12	03/07/17	TTL families		"		
13	05/07/17	"		"		
14	06/07/17	CMOS/TTL interfacing		"		
15	08/07/17	Low voltage CMOS logic and interfacing		"		
16	10/07/17	Emitter coupled logic		"		
17	11/07/17	"		"		
18	14/07/17	Comparison of logic families		"		
19	15/07/17	Design and analysis of decoders	II	"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
10	17/07/17	11	II	Block Diagrams	"	
11	18/07/17	encoders		"	"	
12	19/07/17	21/07/17 } 1st mid Exam		"	"	
13	21/07/17			"	"	
14	24/07/17	encoders.		"	"	
15	25/07/17	Three state devices		"	"	
16	26/07/17	Multiplexers		"	"	
17	29/07/17	1 or		"	"	
18	31/07/17	Demultiplexers		"	"	
19	03/08/17	Ex - OR gates		"	"	
20	04/08/17	Parity Circuits		"	"	
21	05/08/17	Comparators.		"	"	
22	07/08/17	IC's		"	"	
23	09/08/17	VHDL modeling of decoders		"	"	
24	11/08/17	VHDL modeling of encoders		"	"	
25	12/08/17	VHDL modeling of mux and comparators		"	"	
26	14/08/17	Design and analysis procedures of adder.	III	"	"	
27	16/08/17	Subtractor.		"	"	
28	18/08/17	ALU's.		"	"	
29	19/08/17	Barrel shifters		"	"	

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
40	26/08/17	Simple prioritizing point counter	III	Block diagram		
41	27/08/17	dual priority encoder		"		
42	28/08/17	Cascading comparators of combinational logic		"		
43	29/08/17	All with relevant objects		"		
44	30/08/17					
45	01/09/17	} VHDL Exam		"		
46	04/09/17	VHDL modeling of adders		"		
47	05/09/17	VHDL modeling of subtractors		"		
48	06/09/17	VHDL modeling of barrel shifters & counters		"		
49	07/09/17	Registers & flip-flops	IV	"		
50	08/09/17					
51	13/09/17	Counters		"		
52	15/09/17	Shift Registers		"		
53	16/09/17	Synchronous design methodology		"		
54	18/09/17	Implementation of Synchronous Logic		"		
55	20/09/17	VHDL modeling of flip-flops		"		
56	21/09/17	Synchronous counters and		"		
57	23/09/17	Shift registers		"		
58	25/09/17	Introduction to PROM	IV	"		
59	27/09/17	RAM		"		

LESSON PLAN